External Interrupt/Event Line Mapping; Figure 21. External Interrupt/Event Gpio Mapping - ST STM32F101 series Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32F101 series:

Table of Contents

External interrupt/event line mapping

The 112 GPIOs are connected to the 16 external interrupt/event lines in the following

1. To configure the AFIO_EXTICRx for the mapping of external interrupt/event lines onto GPIOs, the AFIO

clock should first be enabled. Refer to

(RCC_APB2ENR)

clock enable register (RCC_APB2ENR)

EXTI0[3:0] bits in AFIO_EXTICR1 register

EXTI1[3:0] bits in AFIO_EXTICR1 register

EXTI15[3:0] bits in AFIO_EXTICR4 register

Section 7.3.7: APB2 peripheral clock enable register

for low-, medium-, high- and XL-density devices and, to

for connectivity line devices.

DocID13902 Rev 15

Interrupts and events

Section 8.3.7: APB2 peripheral

Do you have a question about the STM32F101 series and is the answer not in the manual?