Page 1
Detailed reference design schematics are also provided, with the description of the main components, interfaces, and modes. Table 1. Applicable products Type Lines STM32F100 Value Line STM32F101 Microcontrollers STM32F102 STM32F103 STM32F105/107 December 2022 AN2586 Rev 8 1/29 www.st.com...
Contents Contents General information ......... 6 Power supplies .
Page 3
Contents 5.3.3 Internal pull-up and pull-down resistors on JTAG pins ....20 5.3.4 SWJ debug port connection with standard JTAG connector ..20 Recommendations .
Page 4
List of tables List of tables Table 1. Applicable products ............1 Table 2.
Page 5
List of figures List of figures Figure 1. Power supply overview ........... . . 7 Figure 2.
General information General information ® ® This document applies to STM32F10xxx microcontrollers, based on Arm Cortex cores. Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere. Glossary Low-density value line devices are STM32F100xx microcontrollers where the flash memory density ranges between 16 and 32 Kbytes.
Power supplies Power supplies Introduction The device requires a 2.0 to 3.6 V operating voltage supply (V ). An embedded regulator is used to supply the internal 1.8 V digital power. The real-time clock (RTC) and backup registers can be powered from the V voltage when the main V supply is powered off.
Power supplies On packages with 64 pins or less The V and V pins are not available, they are internally connected to the ADC REF+ REF- voltage supply (V ) and ground (V 2.1.2 Battery backup To retain the content of the Backup registers when V is turned off, the V pin can be connected to an optional standby voltage supplied by a battery or another source.
Power supplies Figure 2. Power supply scheme STM32F10xxx REF+ Battery 100 nF + 1 µF (note 1) 100 nF + 1 µF N × 100 nF DD 1/2/3/.../N + 1 × 10 µF REF– SS 1/2/3/.../N ai14865b 1. Optional. If a separate, external reference voltage is connected on V , the two capacitors (100 nF and REF+ 1 µF) must be connected.
Power supplies 2.3.2 Programmable voltage detector (PVD) You can use the PVD to monitor the V power supply by comparing it to a threshold selected by the PLS[2:0] bits in the Power control register (PWR_CR). The PVD is enabled by setting the PVDE bit. A PVDO flag is available, in the Power control/status register (PWR_CSR), to indicate whether V is higher or lower than the PVD threshold.
Power supplies The STM32F1xx does not require an external reset circuit to power-up correctly. Only a pull- down capacitor is recommended to improve EMS performance by protecting the device against parasitic resets. See Figure Charging and discharging a pull-down capacitor through an internal resistor increases the device power consumption.
Clocks Clocks Three different clock sources can be used to drive the system clock (SYSCLK): • HSI oscillator clock (high-speed internal clock signal) • HSE oscillator clock (high-speed external clock signal) • PLL clock The devices have two secondary clock sources: •...
Clocks 3.1.1 External source (HSE bypass) In this mode, an external clock source must be provided. It can have a frequency of up to: • 24 MHz for STM32F100xx value line devices • 25 MHz for STM32F101xx, STM32F102xx and STM32F103xx devices •...
A 0 Ω resistor works, but it is not optimal. Typical value is in the range of 5 to 6 R (resonator series resistance). To fine tune value refer to AN2867 - Oscillator design guide for ST microcontrollers. 3.2.1 External source (LSE bypass) In this mode, an external clock source must be provided.
HSE oscillator. If the HSE oscillator clock (divided or not) is the clock entry of the PLL used as system clock when the failure occurs, the PLL is disabled too. For details, see the STM32F10xxx (RM0008) and STM32F100xx (RM0041) reference manuals available from the STMicroelectronics website www.st.com. AN2586 Rev 8 15/29...
Boot configuration Boot configuration Boot mode selection In the STM32F10xxx, three different boot modes can be selected by means of the BOOT[1:0] pins, as shown in Table Table 2. Boot modes BOOT mode selection pins Boot mode Aliasing BOOT1 BOOT0 Main flash memory Main flash memory is selected as boot space System memory...
USB OTG FS, however, can only function if an external 8 MHz, 14.7456 MHz or 25 MHz clock (HSE) is present. For further details, refer to AN2662. This embedded boot loader is located in the System memory and is programmed by ST during production.
(STM3210B-EVAL, STM3210C-EVAL, STM32100B-EVAL or STM3210E-EVAL). The Value line evaluation board (STM32100B-EVAL or STM32100E-EVAL) embeds the debug tools (ST-LINK). Consequently, it can be directly connected to the PC through a USB cable. Figure 11. Host-to-board connection...
JTAG-DP disabled and SW-DP enabled JTAG-DP disabled and SW-DP disabled Released Table 4 shows the different possibilities to release some pins. For more details, see the STM32F10xxx (RM0008) and STM32F100xx (RM0041) reference manuals, available from the STMicroelectronics website www.st.com. AN2586 Rev 8 19/29...
Debug management 5.3.3 Internal pull-up and pull-down resistors on JTAG pins The JTAG input pins must not be floating since they are directly connected to flip-flops to control the debug mode features. Special care must be taken with the SWCLK/TCK pin that is directly connected to the clock of some of these flip-flops.
Recommendations Recommendations Printed circuit board For technical reasons, it is best to use a multilayer printed circuit board (PCB) with a separate layer dedicated to ground (V ) and another dedicated to the V supply. This provides good decoupling and a good shielding effect. For many applications, economical reasons prohibit the use of this type of board.
Recommendations Figure 13. Typical layout for V pair Via to V Via to V Cap. STM32F10xxx Other signals When designing an application, the EMC performance can be improved by closely studying: • Signals for which a temporary disturbance affects the running process permanently (the case of interrupts and handshaking strobe signals, and not the case for LED commands).
Reference design Reference design Description The reference design shown in Figure 14, is based on the STM32F103ZE(T6), a highly ™ integrated microcontroller running at 72 MHz, that combines the new Cortex -M3 32-bit RISC CPU core with 512 Kbytes of embedded flash memory and up to 64 Kbytes of high- speed SRAM This reference design can be tailored to any other STM32F10xxx device with different package, using the pins correspondence given in...
Reference design Table 7. Reference connection for all packages Pin number for Pin number for Pin number for LQFP packages BGA packages VFQFPN package Pin name 144 pins 100 pins 64 pins 48 pins 144 pins 100 pins 36 pins OSC_IN OSC_OUT PC15-...
Page 27
Reference design Table 7. Reference connection for all packages (continued) Pin number for Pin number for Pin number for LQFP packages BGA packages VFQFPN package Pin name 144 pins 100 pins 64 pins 48 pins 144 pins 100 pins 36 pins DD_9 DD_10 DD_11...
Revision history Revision history Table 8. Document revision history Date Revision Changes 12-Jul-2007 Initial release. Application note also applicable to High-density devices. Figure 1: Power supply overview, Figure 2: Power supply scheme Figure 6: Clock overview updated. 23-May-2008 Low-speed internal RC frequency modified in Section 3: Clocks on page 12.
Page 29
ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.
Need help?
Do you have a question about the STM32F10 Series and is the answer not in the manual?
Questions and answers