Input Capture Mode; Figure 160. Capture/Compare Channel 1 Main Circuit; Figure 161. Output Stage Of Capture/Compare Channel (Channel 1) - ST STM32F101 series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F101 series:
Table of Contents

Advertisement

RM0008
read CCR1H
read CCR1L
CC1S[1]
CC1S[0]
IC1PS
CC1E
CC1G
TIM1_EGR
The capture/compare block is made of one preload register and one shadow register. Write
and read always access the preload register.
In capture mode, captures are actually done in the shadow register, which is copied into the
preload register.
In compare mode, the content of the preload register is copied into the shadow register
which is compared to the counter.
16.3.5

Input capture mode

In Input capture mode, the Capture/Compare Registers (TIMx_CCRx) are used to latch the
value of the counter after a transition detected by the corresponding ICx signal. When a
capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or
a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was
already high, then the over-capture flag CCxOF (TIMx_SR register) is set. CCxIF can be

Figure 160. Capture/compare channel 1 main circuit

S
read_in_progress
Capture/compare preload register
R
capture_transfer
input
mode
Capture/compare shadow register

Figure 161. Output stage of capture/compare channel (channel 1)

DocID13902 Rev 15
General-purpose timers (TIM9 to TIM14)
APB Bus
MCU-peripheral interface
8
8
compare_transfer
capture
Counter
write CCR1H
S
write_in_progress
write CCR1L
R
CC1S[1]
output
mode
CC1S[0]
UEV
(from time
comparator
base unit)
CNT>CCR1
CNT=CCR1
OC1PE
OC1PE
TIM1_CCMR1
428/1128
460

Advertisement

Table of Contents
loading

This manual is also suitable for:

Stm32f107 seriesStm32f102 seriesStm32f103 seriesStm32f105 seriesStm32f101 series

Table of Contents