External Interrupt Configuration Register 3 (Afio_Exticr3); External Interrupt Configuration Register 4 (Afio_Exticr4) - ST STM32F101 series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F101 series:
Table of Contents

Advertisement

RM0008
9.4.5

External interrupt configuration register 3 (AFIO_EXTICR3)

Address offset: 0x10
Reset value: 0x0000
31
30
29
15
14
13
EXTI11[3:0]
rw
rw
rw
Bits 31:16
Reserved
Bits 15:0 EXTIx[3:0]: EXTI x configuration (x= 8 to 11)
These bits are written by software to select the source input for EXTIx external interrupt.
0000: PA[x] pin
0001: PB[x] pin
0010: PC[x] pin
0011: PD[x] pin
0100: PE[x] pin
0101: PF[x] pin
0110: PG[x] pin
9.4.6

External interrupt configuration register 4 (AFIO_EXTICR4)

Address offset: 0x14
Reset value: 0x0000
31
30
29
15
14
13
EXTI15[3:0]
rw
rw
rw
Bits 31:16
Reserved
Bits 15:0 EXTIx[3:0]: EXTI x configuration (x= 12 to 15)
These bits are written by software to select the source input for EXTIx external interrupt.
0000: PA[x] pin
0001: PB[x] pin
0010: PC[x] pin
0011: PD[x] pin
0100: PE[x] pin
0101: PF[x] pin
0110: PG[x] pin
General-purpose and alternate-function I/Os (GPIOs and AFIOs)
28
27
26
25
12
11
10
9
EXTI10[3:0]
rw
rw
rw
rw
28
27
26
25
12
11
10
9
EXTI14[3:0]
rw
rw
rw
rw
DocID13902 Rev 15
24
23
22
21
Reserved
8
7
6
5
EXTI9[3:0]
rw
rw
rw
rw
24
23
22
21
Reserved
8
7
6
5
EXTI13[3:0]
rw
rw
rw
rw
20
19
18
17
4
3
2
1
EXTI8[3:0]
rw
rw
rw
rw
20
19
18
17
4
3
2
1
EXTI12[3:0]
rw
rw
rw
rw
16
0
rw
16
0
rw
192/1128
195

Advertisement

Table of Contents
loading

This manual is also suitable for:

Stm32f107 seriesStm32f102 seriesStm32f103 seriesStm32f105 seriesStm32f101 series

Table of Contents