Memory To Floating-Point Register Data Translation - Single Precision - Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

Figure 5-4. Memory to Floating-point Register Data Translation – Single Precision
sign
exponent
FR:
Memory/GR:
Single-precision Load/setf.s – normal numbers
sign
exponent
FR:
0x1FFFF
Memory/GR:
Single-precision Load/setf.s – infinities and NaNs
sign
exponent
FR:
0
Memory/GR:
Single-precision Load/setf.s – zeros
sign
exponent
FR:
0x0FF81
Memory/GR:
Single-precision Load/setf.s – denormal numbers
1:92
integer
bit
1
integer
bit
1
1111111 1
integer
bit
0
0000000 0
0
integer
bit
0
0000000 0
significand
significand
significand
0
0
0
significand
Volume 1, Part 1: Floating-point Programming Model
0
0
0

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents