Table of Contents
Advertisement
6.7.5
Usage Note
Do not set MSTPCR to H'FFFF or H'EFFF, since the external bus release function will halt if a
transition is made to sleep mode when either of these settings has been made.
6.8
Bus Arbitration
6.8.1
Overview
The chip has a bus arbiter that arbitrates bus master operations.
There are three bus masters, the CPU and DTC, which perform read/write operations when they
have possession of the bus. Each bus master requests the bus by means of a bus request signal.
The bus arbiter determines priorities at the prescribed timing, and permits use of the bus by means
of a bus request acknowledge signal. The selected bus master then takes possession of the bus and
begins its operation.
6.8.2
Operation
The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, sends a bus
request acknowledge signal to the bus master making the request. If there are bus requests from
more than one bus master, the bus request acknowledge signal is sent to the one with the highest
priority. When a bus master receives the bus request acknowledge signal, it takes possession of the
bus until that signal is canceled.
The order of priority of the bus masters is as follows:
(High) DTC > CPU (Low)
An internal bus access by an internal bus master and external bus release, can be executed in
parallel.
In the event of simultaneous external bus release request and internal bus master external access
request generation, the order of priority is as follows:
(High) External bus release > Internal bus master external access (Low)
Rev. 5.00, 12/03, page 180 of 1088
Advertisement
Table of Contents
