Table of Contents
Advertisement
17.17
Flash Memory Protection
There are three kinds of flash memory program/erase protection: hardware protection, software
protection, and error protection.
17.17.1 Hardware Protection
Hardware protection refers to a state in which programming/erasing of flash memory is forcibly
disabled or aborted. Settings in flash memory control registers 1 and 2 (FLMCR1, FLMCR2) and
erase block registers 1 and 2 (EBR1, EBR2) are reset (see table 17-32).
Table 17-32 Hardware Protection
Item
Reset/standby
protection
17.17.2 Software Protection
Software protection can be implemented by setting the SWE1 bit in flash memory control register
1 (FLMCR1), SWE2 bit in FLMCR2 erase block registers 1 and 2 (EBR1, EBR2), and the RAMS
bit in the RAM emulation register (RAMER). When software protection is in effect, setting the P1
or E1 bit in FLMCR1, or the P2 or E2 bit in FLMCR2 does not cause a transition to program
mode or erase mode (see table 17-33).
Description
•
In a reset (including a WDT overflow reset)
and in standby mode, FLMCR1, FLMCR2,
EBR1, and EBR2 are initialized, and the
program/erase-protected state is entered.
In a reset via the RES pin, the reset state is
•
not entered unless the RES pin is held low
until oscillation stabilizes after powering on.
In the case of a reset during operation, hold
the RES pin low for the RES pulse width
specified in section 20.3.3, AC
Characteristics.
Functions
Program
Yes
Rev. 5.00, 12/03, page 643 of 1088
Erase
Yes
Advertisement
Table of Contents
