Renesas H8S/2319 series Hardware Manual page 242

First data
transfer register
information
Second data
transfer register
information
Rev. 5.00, 12/03, page 212 of 1088
Chain transfer
(counter = 0)
Figure 7-13 Chain Transfer when Counter = 0
Input circuit
Input buffer
Upper 8 bits
of DAR