Table of Contents
Advertisement
Type
Symbol
I/O ports
P35 to
P30
P47 to
P40
PA3 to
PA0
PB7 to
PB0
PC7 to
PC0
PD7 to
PD0
PE7 to
PE0
PF7 to
PF0
PG4 to
PG0
Notes: 1. Applies to the H8S/2319C F-ZTAT only.
2. Applies to the H8S/2319 F-ZTAT and H8S/2319C F-ZTAT only.
3. Only modes 4 and 5 are available in the ROMless versions.
4. Applies to the H8S/2318 F-ZTAT, H8S/2317 F-ZTAT, H8S/2315 F-ZTAT, and
H8S/2314 F-ZTAT only.
5. Applies to the H8S/2319 F-ZTAT only.
6. Applies to mask ROM and ROMless versions only.
Cannot be used as an I/O port in the ROMless versions.
Pin No.
TFP-100B,
TFP-100G FP-100A I/O
13 to 8
15 to 10
86 to 79
88 to 81
53 to 50
55 to 52
48 to 41
50 to 43
39 to 32
41 to 34
30 to 23
32 to 25
22 to 19,
24 to 21,
17 to 14
19 to 16
69 to 76
71 to 78
97 to 93
99 to 95
Name and Function
I/O
Port 3: A 6-bit I/O port. Input or
output can be designated for each bit
by means of the port 3 data direction
register (P3DDR).
Input
Port 4: An 8-bit input port.
7
Port A *
I/O
: A 4-bit I/O port. Input or
output can be designated for each bit
by means of the port A data direction
register (PADDR).
7
Port B *
I/O
: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port B data direction
register (PBDDR).
7
Port C *
I/O
: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port C data direction
register (PCDDR).
7
Port D *
I/O
: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port D data direction
register (PDDDR).
I/O
Port E: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port E data direction
register (PEDDR).
I/O
Port F: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port F data direction
register (PFDDR).
I/O
Port G: A 5-bit I/O port. Input or
output can be designated for each bit
by means of the port G data direction
register (PGDDR).
Rev. 5.00, 12/03, page 23 of 1088
Advertisement
Table of Contents
