Renesas H8S/2319 series Hardware Manual page 424

Renesas 16-bit single-chip microcomputer
Table of Contents

Advertisement

φ
External clock
input pin
Clock input
to TCNT
TCNT
10.3.2
Compare Match Timing
Setting of Compare Match Flags A and B (CMFA, CMFB): The CMFA and CMFB flags in
TCSR are set to 1 by a compare match signal generated when the TCOR and TCNT values match.
The compare match signal is generated at the last state in which the match is true, just before the
timer counter is updated.
Therefore, when TCOR and TCNT match, the compare match signal is not generated until the
next incrementation clock input. Figure 10-4 shows this timing.
φ
TCNT
TCOR
Compare match
signal
CMF
Rev. 5.00, 12/03, page 394 of 1088
N−1
Figure 10-3 Count Timing for External Clock Input
N
N
Figure 10-4 Timing of CMF Setting
N
N+1
N+1

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2318 series

Table of Contents