Table of Contents
Advertisement
Contention between Buffer Register Write and Input Capture: If the input capture signal is
generated in the T
state of a buffer write cycle, the buffer operation takes precedence and the
2
write to the buffer register is not performed.
Figure 9-55 shows the timing in this case.
φ
Address
Write signal
Input capture
signal
TCNT
TGR
Buffer
register
Figure 9-55 Contention between Buffer Register Write and Input Capture
Rev. 5.00, 12/03, page 380 of 1088
Buffer register write cycle
T
T
1
2
Buffer register
address
N
M
N
M
Advertisement
Table of Contents
