Renesas H8S/2319 series Hardware Manual page 224

Table 7-2 Chain Transfer Conditions
1st Transfer
CHNE CHNS DISEL
0 — 0
0 — 0
0 — 1
1 0 —
1 1 0
1 1 —
1 1 1
The DTC transfer mode can be normal mode, repeat mode, or block transfer mode.
The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the
transfer destination address. After each transfer, SAR and DAR are independently incremented,
decremented, or left fixed.
Table 7-3 outlines the functions of the DTC.
Rev. 5.00, 12/03, page 194 of 1088
CR CHNE CHNS
Not 0 — —
0 — —
— — —
— 0 —
0 —
0 —
Not 0 — —
0 0 —
0 —
0 —
Not 0 — —
2nd Transfer
DISEL CR
— —
— —
— —
0 Not 0
0 0
1 —
— —
0 Not 0
0 0
1 —
— —
DTC Transfer
Ends at 1st transfer
Ends at 1st transfer
Interrupt request to CPU
Ends at 2nd transfer
Ends at 2nd transfer
Interrupt request to CPU
Ends at 1st transfer
Ends at 2nd transfer
Ends at 2nd transfer
Interrupt request to CPU
Ends at 1st transfer
Interrupt request to CPU