Intel Cyclone 10 GX User Manual page 90

Phy
Hide thumbs Also See for Cyclone 10 GX:
Table of Contents

Advertisement

Figure 34.
Reset Condition
clock
tx_digitalreset
tx_parallel_data
2.6.1.2. Word Alignment for GbE, GbE with IEEE 1588v2
The word aligner for the GbE and GbE with IEEE 1588v2 protocols is configured in
automatic synchronization state machine mode. The software automatically configures
the synchronization state machine to indicate synchronization when the receiver
receives three consecutive synchronization ordered sets. A synchronization ordered
set is a /K28.5/ code group followed by an odd number of valid /Dx.y/ code groups.
The fastest way for the receiver to achieve synchronization is to receive three
continuous {/K28.5/, /Dx.y/} ordered sets.
The GbE PHY IP core signals receiver synchronization status on the
port of each channel. A high on the
synchronized; a low on the
of synchronization. The receiver loses synchronization when it detects three invalid
code groups separated by less than three valid code groups or when it is reset.
Table 84.
Synchronization State Machine Parameter Settings for GbE
Synchronization State Machine Parameter
Number of word alignment patterns to achieve sync
Number of invalid data words to lose sync
Number of valid data words to decrement error count
The following figure shows
are sent through
®
®
Intel
Cyclone
10 GX Transceiver PHY User Guide
90
2. Implementing Protocols in Intel Cyclone 10 GX Transceivers
K28.5
xxx
K28.5
K28.5
K28.5
Automatically transmitted /K28.5/
rx_syncstatus
rx_syncstatus
rx_parallel_data
n + 1
n + 3
n
n + 2
n + 4
Dx.y
Dx.y
K28.5
Dx.y
User transmitted data
port indicates that the lane is
rx_syncstatus
port indicates that the lane has fallen out
high when three consecutive ordered sets
.
UG-20070 | 2018.09.24
K28.5
Dx.y
K28.5
Dx.y
User transmitted synchronization sequence
rx_syncstatus
Setting
3
3
3
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents