Intel Cyclone 10 GX User Manual page 352

Phy
Hide thumbs Also See for Cyclone 10 GX:
Table of Contents

Advertisement

Figure 218. Independent Instances of Simplex TX/RX in the Same Physical Location
User Logic
The following example shows one Native PHY IP instance of a TX-only channel and an
instance of a CMU PLL.
Figure 219. Separate CMU PLL and TX Channel in the Same Physical Location
User Logic
Rules for Merging Reconfiguration Interfaces Across Multiple IP Cores
To merge reconfiguration interfaces across multiple IP blocks, you must follow these
rules:
1. The control signals for the reconfiguration interfaces of the IP blocks must be
driven by the same source. The
reconfig_write
reconfig_writedata
from the same source.
2. You must make a QSF assignment to manually specify which two reconfiguration
interfaces are to be merged.
a. Use the XCVR_RECONFIG_GROUP assignment.
b. Set the To field of the assignment to either the reconfiguration interfaces of
the instances to be merged or to the pin names. The reconfiguration interface
has the string twentynm_hssi_avmm_if_inst.
c.
Assign the two instances to be merged to the same reconfiguration group.
You cannot merge multiple reconfiguration interfaces when ADME, optional
reconfiguration logic, or embedded reconfiguration streamer are enabled in the Native
PHY IP core.
®
®
Intel
Cyclone
10 GX Transceiver PHY User Guide
352
Reconfiguration
TX Channel
Interface 0
Native PHY IP Core
Reconfiguration
RX Channel
Interface 1
Native PHY IP Core
Merging QSF: from Reconfiguration Interface 0
to Reconfiguration Interface 1
Reconfiguration
CMU
Interface 0
Transceiver PLL IP Core
Reconfiguration
TX Channel
Interface 1
Native PHY IP Core
Merging QSF: from Reconfiguration Interface 1
to Reconfiguration Interface 0
,
reconfig_read
ports of the two interfaces to be merged must be driven
(30)
6. Reconfiguration Interface and Dynamic Reconfiguration
Logical
Physical
Reconfiguration
User Logic
Interface 1
Native PHY IP Core
Reconfiguration Interface 0 merged into
Reconfiguration Interface1
Logical
Physical
Reconfiguration
User Logic
Interface 0
Native PHY IP Core
Reconfiguration Interface 1 merged into
Reconfiguration Interface 0
,
reconfig_clk
reconfig_reset
,
reconfig_address
UG-20070 | 2018.09.24
TX Channel
RX Channel
CMU
TX Channel
,
, and
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents