Bonded Configurations - Intel Cyclone 10 GX User Manual

3. PLLs and Clock Networks
UG-20070 | 2018.09.24
•
In this case, the PLL IP core has
represents the xN clock line.
•
The Native PHY IP core has 10 (for this example)
ports. Each port corresponds to the input of the local CGB of the transceiver
channel.
•
As shown in the figure above, connect the
the PLL IP core to the 10
core.
Figure 141. Multi-Channel x1/xN Non-Bonded Example
The ATX PLL IP core has a
channels within the same transceiver bank as the PLL. These channels are clocked by the x1 network. The
remaining four channels outside the transceiver bank are clocked by the xN clock network.

3.11.2. Bonded Configurations

In a bonded configuration, both the high speed serial and low speed parallel clocks are
routed from the transmitter PLL to the transmitter channel. In this case, the local CGB
in each channel is bypassed and the parallel clocks generated by the master CGB are
used to clock the network.
In bonded configurations, the transceiver clock skew between the channels is
minimized. Use bonded configurations for channel bonding to implement protocols
such as PCIe and XAUI.
Send Feedback
tx_serial_clk input
output port. This port can optionally be used to clock the six
tx_serial_clk
Transceiver PLL
Instance (5 GHz)
x1
ATX PLL
xN
CGB
Legend:
TX channels placed in the same transceiver bank.
TX channels placed in the adjacent transceiver bank.
output port. This
mcgb_serial_clk
tx_serial_clk input
mcgb_serial_clk
ports of the Native PHY IP
Native PHY Instance
(10 CH Non-Bonded 10 Gbps)
TX Channel
TX Channel
TX Channel
TX Channel
TX Channel
TX Channel
TX Channel
TX Channel
TX Channel
TX Channel
® ®
Intel Cyclone 10 GX Transceiver PHY User Guide
output port of
235