Intel Cyclone 10 GX User Manual page 116

Addr
0x412
usxgmii_link_tim
er
0x413:0x41F Reserved
0x461
phy_serial_loopb
ack
2.6.3.5. Interface Signals
Figure 56. PHY Interface Signals
Serial
Interface
Avalon-MM
Control & Status
Interface
Reset
Status
Interface
® ®
Intel Cyclone 10 GX Transceiver PHY User Guide
116
2. Implementing Protocols in Intel Cyclone 10 GX Transceivers
Name
Auto-Negotiation link timer. Sets the link timer value in
bit [19:14] from 0 to 2 ms in approximately 0.05 ms
steps. You must program the link timer to ensure that it
matches the link timer value of the external NBASE-T
PHY IP Core.
The reset value sets the link timer to approximately 1.6
ms.
Bits [13:0] are reserved and always set to 0.
—
Configures the transceiver serial loopback in the PMA
from TX to RX.
Bit [0]
• 0: Disables the PHY serial loopback
• 1: Enables the PHY serial loopback
Bit [15:1]: Reserved
Bit [31:16]: Reserved
tx_serial_clk
rx_cdr_refclk1
rx_pma_clkout
tx_serial_data
rx_serial_data
csr_clk
csr_address[10:0]
csr_write
csr_read
csr_writedata[32]
csr_readdata[32]
csr_waitrequest
operating_speed[2:0]
reset
tx_digitalreset
rx_digitalreset
tx_analogreset
rx_analogreset
led_an
rx_block_lock
Description
PHY
xgmii_tx_coreclkin
xgmii_tx_control[3:0]
xgmii_tx_data[31:0]
xgmii_tx_valid
xgmii_rx_coreclkin
xgmii_rx_control[3:0]
xgmii_rx_data[31:0]
xgmii_rx_valid
rx_is_lockedtodata
tx_cal_busy
rx_cal_busy
reconfig_clk
reconfig_reset
reconfig_address[9:0]
reconfig_write
reconfig_read
reconfig_writedata[31:0]
reconfig_readdata[31:0]
reconfig_waitrequest
UG-20070 | 2018.09.24
Access HW Reset
Value
[19:14 [19:14]:
]: RW 0x1F
[13:0]: [13:0]:
RO 0x0
— —
— —
RW 0x0
— —
— —
TX XGMII
RX XGMII
Transceiver Status &
Reconfiguration Interface
Intel
Cyclone
10 GX
Send Feedback