Intel Cyclone 10 GX User Manual page 30

Parameter
Enable simplified data
interface
Provide separate
interface for each
channel
Table 5. Transceiver Configuration Rule Parameters
Transceiver Configuration Setting
Basic/Custom (Standard PCS)
Basic/Custom w /Rate Match
(Standard PCS)
CPRI (Auto)
CPRI (Manual)
GbE
GbE 1588
Gen1 PIPE
Gen2 PIPE
Basic (Enhanced PCS)
Interlaken
10GBASE-R
10GBASE-R 1588
PCS Direct
(9)
This option cannot be used, if you intend to dynamically reconfigure between PCS datapaths,
or reconfigure the interface of the transceiver.
® ®
Intel Cyclone 10 GX Transceiver PHY User Guide
30
2. Implementing Protocols in Intel Cyclone 10 GX Transceivers
Value
The default value is Off.
On/Off
By default, all 128-bits are ports for the
rx_parallel_data
mapping of data and control signals within the interface. Refer to
the Enhanced PCS TX and RX Control Ports section for details
about mapping of data and control signals.
When you turn on this option, the Native PHY IP core presents a
simplified data and control interface between the FPGA fabric and
transceiver. Only the sub-set of the 128-bits that are active for a
particular FPGA fabric width are ports.
The default value is Off.
On/Off When selected the Native PHY IP core presents separate data,
reset and clock interfaces for each channel rather than a wide bus.
Enforces a standard set of rules within the Standard PCS. Select these rules to
implement custom protocols requiring blocks within the Standard PCS or
protocols not covered by the other configuration rules.
Enforces a standard set of rules including rules for the Rate Match FIFO within
the Standard PCS. Select these rules to implement custom protocols requiring
blocks within the Standard PCS or protocols not covered by the other
configuration rules.
Enforces rules required by the CPRI protocol. The receiver word aligner mode is
set to Auto. In Auto mode, the word aligner is set to deterministic latency.
Enforces rules required by the CPRI protocol. The receiver word aligner mode is
set to Manual. In Manual mode, logic in the FPGA fabric controls the word
aligner.
Enforces rules that the 1 Gbps Ethernet (1 GbE) protocol requires.
Enforces rules for the 1 GbE protocol with support for Precision time protocol
(PTP) as defined in the IEEE 1588 Standard.
Enforces rules for a Gen1 PCIe
MAC and Data Link Layer.
Enforces rules for a Gen2 PCIe PIPE interface that you can connect to a soft MAC
and Data Link Layer.
Enforces a standard set of rules within the Enhanced PCS. Select these rules to
implement protocols requiring blocks within the Enhanced PCS or protocols not
covered by the other configuration rules.
Enforces rules required by the Interlaken protocol.
Enforces rules required by the 10GBASE-R protocol.
Enforces rules required by the 10GBASE-R protocol with 1588 enabled.
Enforces rules required by the PCS Direct mode. In this configuration the data
flows through the PCS channel, but all the internal PCS blocks are bypassed. If
required, the PCS functionality can be implemented in the FPGA fabric.
UG-20070 | 2018.09.24
Description
tx_parallel_data
buses are exposed. You must understand the
(9)
Description
®
PIPE interface that you can connect to a soft
and
Send Feedback