Intel Cyclone 10 GX User Manual page 118

2.6.3.5.2. Operating Mode and Speed Signals
Table 110. Transceiver Mode and Operating Speed Signals
Signal Name
operating_speed
2.6.3.5.3. XGMII Signals
The XGMII supports 10GbE at 312.5 MHz.
Table 111. XGMII Signals
Signal Name
TX XGMII signals—synchronous to
xgmii_tx_data
xgmii_tx_control
xgmii_tx_valid
® ®
Intel Cyclone 10 GX Transceiver PHY User Guide
118
2. Implementing Protocols in Intel Cyclone 10 GX Transceivers
Direction Width
Output 3
Direction Width
xgmii_tx_coreclkin
Input 32
Input 4
Input 1
UG-20070 | 2018.09.24
Description
Connect this signal to the MAC. This signal
provides the current operating speed of the PHY:
• 0x0 = 10G
• 0x1 = 1G
• 0x2 = 100M
• 0x3 = 10M
• 0x4 = 2.5G
• 0x5 = 5G
Description
TX data from the MAC. The MAC sends the data in
the following order: bits[7:0], bits[15:8], and so
forth.
The width is:
• 32 bits for 10M/100M/1G/2.5G/5G/10G
configurations.
TX control from the MAC:
•
[0] corresponds to
xgmii_tx_control
[7:0]
xgmii_tx_data
•
[1] corresponds to
xgmii_tx_control
[15:8]
xgmii_tx_data
• and so forth.
The width is:
• 4 bits for 10M/100M/1G/2.5G/5G/10G
configurations.
Indicates valid data on
xgmii_tx_control
from the MAC.
xgmii_tx_data
Your logic/MAC must toggle the valid data as
shown below:
Speed
10M Asserted once every
1000 clock cycles
100M Asserted once every
100 clock cycles
1G Asserted once every 10
clock cycles
and
Toggle Rate
continued...
Send Feedback