B-11 Four-Byte Transfer To Pci I/O Space—Little-Endian Mode - Motorola MPC8240 User Manual

Integrated host processor with integrated pci
Table of Contents

Advertisement

Little-Endian Mode
AD[3–0]
Figure B-11. Four-Byte Transfer to PCI I/O Space—Little-Endian Mode
B-14
Processor
A[28–31]
Munge address
XOR with 100
PA[28–31]
0 0 0 0
0
1
2
3
4
D0
D1
D2
D3
xx
CDU
Unmunges address
Swaps byte lanes
Runs PCI I/O transaction
During address phase
0 1 0 0
3
2
1
D0
D1
D2
D0
D1
D2
D3
PCI I/O Space
MPC8240 Integrated Processor User's Manual
Core
0 1 0 0
Byte lanes
5
6
7
Internal peripheral logic data bus
xx
xx
xx
PCI byte lanes (C/BE[3–0] asserted)
0
PCI data bus (AD[31–0] during data phase)
D3
0x00
0x08

Advertisement

Table of Contents
loading

Table of Contents