Motorola MPC8240 User Manual page 47

Integrated host processor with integrated pci
Table of Contents

Advertisement

Table i. Acronyms and Abbreviated Terms (Continued)
Term
TBU
Time base upper register
TLB
Translation lookaside buffer
TTL
Transistor-to-transistor logic
UIMM
Unsigned immediate value
UISA
User instruction set architecture
UUT
Unit under test
VCO
Voltage-controlled oscillator
VEA
Virtual environment architecture
WAR
Write-after-read
WAW
Write-after-write
WIMG
Write-through/caching-inhibited/memory-coherency enforced/guarded bits
XER
Register used for indicating conditions such as carries and overflows for integer operations
Meaning
About This Book
Acronyms and Abbreviations
xlvii

Advertisement

Table of Contents
loading

Table of Contents