Outbound Free_Fifo Head Pointer Register (Ofhpr) - Motorola MPC8240 User Manual

Integrated host processor with integrated pci
Table of Contents

Advertisement

I
O Interface
2

9.3.4.2.7 Outbound Free_FIFO Head Pointer Register (OFHPR)

PCI masters return free MFAs to the inbound free_list FIFO pointed to by the inbound
free_FIFO head pointer register (IFHPR). The actual PCI writes of MFAs are performed
through the outbound FIFO queue port register (OFQPR). The MPC8240 automatically
increments the OFTP value after every read from OFQPR. Figure 9-15 shows the bits of the
OFHPR.
31
Figure 9-15. Outbound Free_FIFO Head Pointer Register (OFHPR)
Table 9-19 shows the bit settings for the OFHPR.
Table 9-19. OFHPR Field Descriptions—Offset 0x0_0140
Reset
Bits
Name
Value
31–20
QBA
All 0s
19–2
OFHP
All 0s
1–0
0
9.3.4.2.8 Outbound Free_FIFO Tail Pointer Register (OFTPR)
The processor picks up free MFAs from the outbound free_list FIFO pointed to by the
outbound free_FIFO tail pointer register (OFTPR). The processor core is responsible for
updating the contents of OFTPR. Figure 9-16 shows the bits of the OFTPR.
31
Figure 9-16. Outbound Free_FIFO Tail Pointer Register (OFTPR)
9-18
QBA
20 19
R/W
R
Queue base address. When read, this field returns the contents of QBAR[31–20].
RW
Outbound free_FIFO head pointer. Maintains the local memory offset of the head
pointer of the outbound free_list FIFO.
R
Reserved
QBA
20 19
MPC8240 Integrated Processor User's Manual
OFHP
Description
OFTP
Reserved
0 0
2
1
0
Reserved
0 0
2
1
0

Advertisement

Table of Contents
loading

Table of Contents