Table of Contents
Advertisement
0
1
2
12345
6
8 7
9012345
6
8 7
9012345
60x Bus Clk
BR0
BG0
TS
60x Address
ADDR
TT[0:4]
A
AACK
DBG0
TA
60x Data
Memory Data
SDMA[13:0]
CSn
00
DQM[0:7]
SDRAS
SDCAS
WE
Activate
Bank
3
4
5
6
8 7
9012345
6
8 7
9012345
6
8 7
9012345
6
8 7
ADDR
A
Precharge
Read
Bank
Activate
Bank
6
7
8
9
9012345
6
8 7
9012345
6
8 7
9012345
6
8 7
9012345
ADDR
A
Read
Read
(Page Miss)
(Page Hit)
10
11
12
6
8 7
9012345
6
8 7
9012345
6
8 7
9012345
6
8 7
Note:
CAS latency = 2
RDLAT = 3
Registered buffer mode
ACTORW = 2
13
9012345 7 6
Advertisement
Chapters
Table of Contents
