Table of Contents
Advertisement
Instruction Timing
17.1
About instruction timing
17-2
The timing information provided in this chapter covers each instruction as well as
interactions between instructions. It also contains information about factors which
influence timings.
When looking at timings, it is important to understand the role that the system
architecture plays. Every instruction must be fetched and every load/store must go out
to the system. These factors are discussed here along with intended system design (and
the implications for timing).
Copyright © 2005, 2006 ARM Limited. All rights reserved.
ARM DDI 0337B
Advertisement
Table of Contents
