STMicroelectronics STM32WL5 Series Reference Manual page 498

DMA request multiplexer (DMAMUX)
Table 88. DMAMUX register map and reset values (continued)
Offset Register
0x088 -
Reserved
0x0FC
DMAMUX_RG0CR
0x100
Reset value
DMAMUX_RG1CR
0x104
Reset value
DMAMUX_RG2CR
0x108
Reset value
DMAMUX_RG3CR
0x10C
Reset value
0x110 -
Reserved
0x13C
DMAMUX_RGSR
0x140
Reset value
DMAMUX_RGCFR
0x144
Reset value
0x148 -
Reserved
0x3FC
Refer to
498/1450
Section 2.6 on page 71
GNBREQ[4:0]
0 0 0 0 0 0 0 0
GNBREQ[4:0]
0 0 0 0 0 0 0 0
GNBREQ[4:0]
0 0 0 0 0 0 0 0
GNBREQ[4:0]
0 0 0 0 0 0 0 0
for the register boundary addresses.
RM0453 Rev 5
RM0453
SIG_ID[4:0]
0 0 0 0 0 0
SIG_ID[4:0]
0 0 0 0 0 0
SIG_ID[4:0]
0 0 0 0 0 0
SIG_ID[4:0]
0 0 0 0 0 0
0 0 0 0
0 0 0 0