Reset and clock control (RCC)
7.4.47
RCC register map
Register
Offset
name
RCC_CR
0x000
Reset value
RCC_ICSCR
0x004
Reset value
RCC_CFGR
0x008
Reset value
RCC_
PLLCFGR
0x00C
0
Reset value
0x010-
Reserved
0x014
RCC_CIER
0x018
Reset value
RCC_CIFR
0x01C
Reset value
RCC_CICR
0x020
Reset value
0x024
Reserved
RCC_
AHB1RSTR
0x028
Reset value
RCC_
AHB2RSTR
0x02C
Reset value
366/1450
Table 63. RCC register map and reset values
0
0
HSITRIM[6:0]
1
0
0
0
0
0
0
x
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
0
HSICAL[7:0]
x
x
x
x
x
x
x
0
1
1
1
0
PLLP[4:0]
0
0
0
1
0
0
Reserved
Reserved
RM0453 Rev 5
0
0
0
0
0
0
1
MSITRIM[7:0]
0
0
0
0
0
0
0
x
x
PPRE2[
PPRE1
HPRE[3:0]
2:0]
[2:0]
0
0
0
0
0
0
0
0
PLLN[6:0]
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
RM0453
1
0
0
0
0
1
MSICAL[7:0]
x
x
x
x
x
x
SWS
SW
[1:0]
[1:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?
Questions and answers