Figure 49. Dma Block Diagram - STMicroelectronics STM32WL5 Series Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

Direct memory access controller (DMA)
13.4
DMA functional description
13.4.1
DMA block diagram
The DMA block diagram is shown in
dma1_req [1..7]
dma1_ack [1..7]
dma1_secm [1..7]
dma1_priv[1..7]
dma2_req [1..7]
dma2_ack [1..7]
dma2_secm [1..7]
dma2_priv[1..7]
456/1450
Figure
49.

Figure 49. DMA block diagram

DMA1
Ch 1
Ch 2
Ch 7
Arbiter
Interrupt
interface
dma1_it[1..7]
DMA2
Ch 1
Ch 2
Ch 7
Arbiter
Interrupt
interface
dma2_it[1..7]
RM0453 Rev 5
AHB master interface
AHB slave interface
dma1_ilac
AHB master interface
AHB slave interface
dma2_ilac
RM0453
MSv61533V1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32wl55 seriesStm32wl54 series

Table of Contents