Hardware semaphore (HSEM)
8.4.9
HSEM register map
Offset Register name
HSEM_R0
0x000
Reset value
HSEM_R1
0x004
Reset value
HSEM_R15
0x03C
Reset value
HSEM_RLR0
0x080
Reset value
HSEM_RLR1
0x084
Reset value
HSEM_RLR15
0x0BC
Reset value
HSEM_C1IER
0x100
Reset value
HSEM_C1ICR
0x104
Reset value
HSEM_C1ISR
0x108
Reset value
HSEM_C1MISR
0x10C
Reset value
HSEM_C2IER
0x110
Reset value
HSEM_C2ICR
0x114
Reset value
HSEM_C2ISR
0x118
Reset value
384/1450
Table 66. HSEM register map and reset values
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0453 Rev 5
COREID
PROCID[7:0]
[3:0]
0
0
0
0
0
0
0
COREID
PROCID[7:0]
[3:0]
0
0
0
0
0
0
0
COREID
PROCID[7:0]
[3:0]
0
0
0
0
0
0
0
COREID
[3:0]
0
0
0
0
0
0
0
COREID
PROCID[7:0]
[3:0]
0
0
0
0
0
0
0
COREID
PROCID[7:0]
[3:0]
0
0
0
0
0
0
0
ISE[15:0]
0
0
0
0
0
0
0
0
0
ISC[15:0]
0
0
0
0
0
0
0
0
0
ISF[15:0]
0
0
0
0
0
0
0
0
0
MISF[15:0]
0
0
0
0
0
0
0
0
0
ISE[15:0]
0
0
0
0
0
0
0
0
0
ISC[15:0]
0
0
0
0
0
0
0
0
0
ISF[15:0]
0
0
0
0
0
0
0
0
0
RM0453
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
PROCID
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?