Table of Contents
Advertisement
DMA request multiplexer (DMAMUX)
14.3.2
DMAMUX1 mapping
The mapping of resources to DMAMUX1 is hardwired.
DMAMUX1 is used with DMA1 and DMA2
•
DMAMUX1 channels 0 to 6 are connected to DMA1 channels 1 to 7
•
DMAMUX1 channels 7 to 13 are connected to DMA2 channels 1 to 7
DMA
request
MUX input
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
482/1450
Table 82. DMAMUX instantiation (continued)
Feature
Number of DMAMUX synchronization inputs
Number of DMAMUX peripheral request inputs
DMAMUX security support
Table 83. DMAMUX1: assignment of multiplexer inputs to resources
Resource
dmamux_req_gen0
dmamux_req_gen1
dmamux_req_gen2
dmamux_req_gen3
ADC
DAC_OUT1
SPI1_RX
SPI1_TX
SPI2_RX
SPI2_TX
I2C1_RX
I2C1_TX
I2C2_RX
I2C2_TX
I2C3_RX
I2C3_TX
USART1_RX
USART1_TX
USART2_RX
USART2_TX
LPUART1_RX
DMA
request
Resource
MUX input
22
LPUART1_TX
23
TIM1_CH1
24
TIM1_CH2
25
TIM1_CH3
26
TIM1_CH4
27
TIM1_UP
28
TIM1_TRIG
29
TIM1_COM
30
TIM2_CH1
31
TIM2_CH2
32
TIM2_CH3
33
TIM2_CH4
34
TIM2_UP
35
TIM16_CH1
36
TIM16_UP
37
TIM17_CH1
38
TIM17_UP
39
AES_IN
40
AES_OUT
41
SUBGHZSPI_RX
42
SUBGHZSPI_TX
RM0453 Rev 5
RM0453
DMAMUX1
21
38
Yes
DMA
request
Resource
MUX input
43
Reserved
44
Reserved
45
Reserved
46
Reserved
47
Reserved
48
Reserved
49
Reserved
50
Reserved
51
Reserved
52
Reserved
53
Reserved
54
Reserved
55
Reserved
56
Reserved
57
Reserved
58
Reserved
59
Reserved
60
Reserved
61
Reserved
62
Reserved
63
Reserved
Advertisement
Chapters
Table of Contents
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?