RM0453
25.4.27
TIM1 alternate function option register 1 (TIM1_AF1)
Address offset: 0x60
Reset value: 0x0000 0001
31
30
29
Res.
Res.
Res.
Res.
15
14
13
ETRSEL[1:0]
Res.
Res.
rw
rw
Bits 31:18 Reserved, must be kept at reset value.
Bits 17:14 ETRSEL[3:0]: ETR source selection
Note: These bits can not be modified as long as LOCK level 1 has been programmed (LOCK
Bits 13:12 Reserved, must be kept at reset value.
Bit 11 BKCMP2P: BRK COMP2 input polarity
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits
Bit 10 BKCMP1P: BRK COMP1 input polarity
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits
Bit 9 BKINP: BRK BKIN input polarity
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits
Bits 8:3 Reserved, must be kept at reset value.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
BK
BK
BKINP
CMP2P
CMP1P
rw
rw
rw
These bits select the ETR input source.
0000: ETR legacy mode
0001: COMP1 output
0010: COMP2 output
Others: Reserved
bits in TIMx_BDTR register).
This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP
polarity bit.
0: COMP2 input polarity is not inverted (active low if BKP=0, active high if BKP=1)
1: COMP2 input polarity is inverted (active high if BKP=0, active low if BKP=1)
in TIMx_BDTR register).
This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP
polarity bit.
0: COMP1 input polarity is not inverted (active low if BKP=0, active high if BKP=1)
1: COMP1 input polarity is inverted (active high if BKP=0, active low if BKP=1)
in TIMx_BDTR register).
This bit selects the BKIN alternate function input sensitivity. It must be programmed together
with the BKP polarity bit.
0: BKIN input polarity is not inverted (active low if BKP=0, active high if BKP=1)
1: BKIN input polarity is inverted (active high if BKP=0, active low if BKP=1)
in TIMx_BDTR register).
24
23
22
Res.
Res.
Res.
8
7
6
Res.
Res.
Res.
RM0453 Rev 5
Advanced-control timer (TIM1)
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
BK
Res.
Res.
Res.
CMP2E
rw
17
16
ETRSEL[3:2]
rw
rw
1
0
BK
BKINE
CMP1E
rw
rw
815/1450
821
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?