RM0453
4.10.13
FLASH PCROP zone B start address register
(FLASH_PCROP1BSR)
Address offset: 0x034
Reset value: 0xFFFF FFFF
Default reset value from ST production is given. Subsequently, 0b1111 1111 1111 1111 1111
1111 XXXX XXXX, the option bits are loaded with user values from the flash memory at
reset release.
Access: no wait state when no flash memory operation is ongoing. Word and half-word
access.
This register can only be written by the CPU1 in RDP level 0 or RDP level 1.
When the system is secure (ESE = 1), this register is further more protected by the
PRIVMODE. When privilege protection is enabled in PRIVMODE, this register provides
write access privilege and can only be written by a privileged access. Unprivileged write
access is ignored and an illegal access event is generated. Unprivileged read access is still
allowed.
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 PCROP1B_STRT[7:0]: PCROP1B area start offset
4.10.14
FLASH PCROP zone B end address register
(FLASH_PCROP1BER)
Address offset: 0x038
Reset value: 0xFFFF FF00
Default reset value from ST production is given. Subsequently, 0b1111 1111 1111 1111 1111
1111 XXXX XXXX, the option bits are loaded with user values from the flash memory at
reset release.
Access: no wait state when no flash memory operation is ongoing. Word and half-word
access.
This register can only be written by the CPU1 in RDP level 0 or RDP level 1.
When the system is secure (ESE = 1), this register is further more protected by the
PRIVMODE. When privilege protection is enabled in PRIVMODE, this register provides
write access privilege and can only be written by a privileged access. Unprivileged write
access is ignored and an illegal access event is generated. Unprivileged read access is still
allowed.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
Contains the first 1-Kbyte page of the PCROP1B area.
24
23
22
Res.
Res.
Res.
Res.
8
7
6
Res.
rw
rw
RM0453 Rev 5
Embedded flash memory (FLASH)
21
20
19
18
Res.
Res.
Res.
5
4
3
2
PCROP1B_STRT[7:0]
rw
rw
rw
rw
17
16
Res.
Res.
1
0
rw
rw
143/1450
154
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?