Independent watchdog (IWDG)
30.4.6
IWDG register map
The following table gives the IWDG register map and reset values.
Register
Offset
name
IWDG_KR
0x00
Reset value
IWDG_PR
0x04
Reset value
IWDG_RLR
0x08
Reset value
IWDG_SR
0x0C
Reset value
IWDG_WINR
0x10
Reset value
Refer to
982/1450
Table 204. IWDG register map and reset values
Section 2.6 on page 71
0
0
for the register boundary addresses.
RM0453 Rev 5
KEY[15:0]
0
0
0
0
0
0
0
0
0
RL[11:0]
1
1
1
1
1
1
1
WIN[11:0]
1
1
1
1
1
1
1
RM0453
0
0
0
0
0
PR[2:0]
0
0
0
1
1
1
1
1
0
0
0
1
1
1
1
1
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?