RM0453
10.4.20
GPIOC alternate function low register (GPIOC_AFRL)
Address offset: 0x0820
Reset value: 0x0000 0000
31
30
29
Res.
Res.
Res.
15
14
13
AFSEL3[3:0]
rw
rw
rw
Bits 31:28 Reserved, must be kept at reset value.
Bits 27:24 AFSEL6[3:0]: Port PC6 alternate function selection
Bits 23:20 AFSEL5[3:0]: Port PC5 alternate function selection
Bits 19:16 AFSEL4[3:0]: Port PC4 alternate function selection
Bits 15:12 AFSEL3[3:0]: Port PC3 alternate function selection
Bits 11:8 AFSEL2[3:0]: Port PC2 alternate function selection
Bits 7:4 AFSEL1[3:0]: Port PC1 alternate function selection
Bits 3:0 AFSEL0[3:0]: Port PC0 alternate function selection
These bits are written by software to configure alternate function I/Os.
0x0: AF0 selected
0x1: AF1 selected
0x2: AF2 selected
...
0xE: AF14 selected
0xF: AF15 selected
10.4.21
GPIOC alternate function high register (GPIOC_AFRH)
Address offset: 0x0824
Reset value: 0x0000 0000
31
30
29
AFSEL15[3:0]
rw
rw
rw
15
14
13
Res.
Res.
Res.
Bits 31:28 AFSEL15[3:0]: Port PC15 alternate function selection
Bits 27:24 AFSEL14[3:0]: Port PC14 alternate function selection
28
27
26
25
Res.
AFSEL6[3:0]
rw
rw
rw
12
11
10
9
AFSEL2[3:0]
rw
rw
rw
rw
28
27
26
25
AFSEL14[3:0]
rw
rw
rw
rw
12
11
10
9
Res.
Res.
Res.
Res.
24
23
22
AFSEL5[3:0]
rw
rw
rw
8
7
6
AFSEL1[3:0]
rw
rw
rw
24
23
22
AFSEL13[3:0]
rw
rw
rw
8
7
6
Res.
Res.
Res.
RM0453 Rev 5
General-purpose I/Os (GPIO)
21
20
19
18
AFSEL4[3:0]
rw
rw
rw
rw
5
4
3
2
AFSEL0[3:0]
rw
rw
rw
rw
21
20
19
18
Res.
Res.
rw
rw
5
4
3
2
Res.
Res.
Res.
Res.
17
16
rw
rw
1
0
rw
rw
17
16
Res.
Res.
1
0
Res.
Res.
421/1450
431
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?