Figure 221. Combined Pwm Mode On Channels 1 And 3 - STMicroelectronics STM32WL5 Series Reference Manual

General-purpose timer (TIM2)
When a given channel is used as combined PWM channel, its secondary channel must be
configured in the opposite PWM mode (for instance, one in Combined PWM mode 1 and the
other in Combined PWM mode 2).
Note: The OCxM[3:0] bit field is split into two parts for compatibility reasons, the most significant
bit is not contiguous with the 3 least significant ones.
Figure 221
mode, obtained with the following configuration:
•
Channel 1 is configured in Combined PWM mode 2,
• Channel 2 is configured in PWM mode 1,
•
Channel 3 is configured in Combined PWM mode 2,
• Channel 4 is configured in PWM mode 1
OC2'
OC1'
OC2
OC1
OC1REF
OC2REF
OC1REF'
OC2REF'
OC1REFC
OC1REFC'
26.3.12 Clearing the OCxREF signal on an external event
The OCxREF signal of a given channel can be cleared when a high level is applied on the
ocref_clr_int input (OCxCE enable bit in the corresponding TIMx_CCMRx register set to 1).
OCxREF remains low until the next transition to the active state, on the following PWM
cycle. This function can only be used in Output compare and PWM modes. It does not work
in Forced mode.
OCREF_CLR_INPUT can be selected between the OCREF_CLR input and ETRF (ETR
after the filter) by configuring the OCCS bit in the TIMx_SMCR register.
850/1450
shows an example of signals that can be generated using Asymmetric PWM

Figure 221. Combined PWM mode on channels 1 and 3

OC1REFC = OC1REF AND OC2REF
OC1REFC' = OC1REF' OR OC2REF'
RM0453 Rev 5
RM0453
MS31094V1