General-purpose I/Os (GPIO)
10.4.35
GPIOC register map
Offset Register name
GPIOC_MODER
0x0800
Reset value
GPIOC_OTYPER
0x0804
Reset value
GPIOC_OSPEEDR
0x0808
Reset value
GPIOC_PUPDR
0x080C
Reset value
GPIOC_IDR
0x0810
Reset value
GPIOC_ODR
0x0814
Reset value
GPIOC_BSRR
0x0818
Reset value
GPIOC_LCKR
0x081C
Reset value
GPIOC_AFRL
0x0820
Reset value
GPIOC_AFRH
0x0824
Reset value
GPIOC_BRR
0x0828
Reset value
Refer to
430/1450
Table 73. GPIOC register map and reset values
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
AFSEL6[3:0] AFSEL5[3:0] AFSEL4[3:0] AFSEL3[3:0] AFSEL2[3:0] AFSEL1[3:0] AFSEL0[3:0]
0
0
0
0
AFSEL15[3:0] AFSEL14[3:0] AFSEL13[3:0]
0
0
0
0
0
0
0
0
Section 2.6
for the register boundary addresses.
0
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0453 Rev 5
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0453
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
x
x
x
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?
Questions and answers