RM0453
Register
Offset
name
RCC_APB2
SMENR
0x080
Reset value
RCC_
APB3SMENR
0x084
Reset value
RCC_CCIPR
0x088
0
Reset value
0x08C
Reserved
RCC_BDCR
0x090
Reset value
RCC_CSR
0x094
0
Reset value
0x098-
Reserved
0x104
RCC_
EXTCFGR
0x108
Reset value
0x10C-
Reserved
0x144
RCC_C2
AHB1ENR
0x148
Reset value
RCC_C2
AHB2ENR
0x14C
Reset value
Table 63. RCC register map and reset values (continued)
0
0
0
0
0
0
0
0
0
1
1
0
0
0
1
1
0
0
0
0
0
0
0
0
Reserved
0
0
0
Reserved
1
1
Reserved
RM0453 Rev 5
Reset and clock control (RCC)
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
0
C2HPRE
[3:0]
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
SHDHPRE
[3:0]
0
0
0
0
0
0
0
0
0
0
0
0
369/1450
371
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?