RM0453
Bit 4 CONTTX: Generic packet continuous transmit enable
Bits 3:2 INFSEQSEL[1:0]: Generic packet infinite sequence selection
Bit 1 INFSQEQEN: Generic packet infinite sequence enable
Bit 0 WHITEINI[8]: Generic packet whitening initial value MSB bit [8]
5.10.12
Sub-GHz radio generic whitening LSB register
(SUBGHZ_GWHITEINIRL)
Address offset: 0x6B9
Reset value: 0x00
7
6
rw
rw
Bits 7:0 WHITEINI[7:0]: Generic packet whitening initial value LSB bits [7:0]
5.10.13
Sub-GHz radio generic payload length register
(SUBGHZ_GRTXPLDLEN)
Address offset: 0x6BB
Reset value: 0x0F
7
6
rw
rw
Bits 7:0 RTXPLDLEN[7:0]: Payload length FIFO match value in Rx and Tx
5.10.14
Sub-GHz radio generic CRC initial MSB register
(SUBGHZ_GCRCINIRH)
Address offset: 0x6BC
Reset value: 0x1D
7
6
rw
rw
Bits 7:0 CRCINI[15:8]: Generic packet CRC initial polynomial MSB bits [15:8]
00: preamble 0x5555
01: all zero 0x0000
10: all one 0xFFFF
11: PRBS9
5
rw
5
rw
5
rw
These bits are used for CRC initialization.
4
3
WHITEINI[7:0]
rw
rw
4
3
RTXPLDLEN[7:0]
rw
rw
4
3
CRCINI[15:8]
rw
rw
RM0453 Rev 5
Sub-GHz radio (SUBGHZ)
2
1
rw
rw
2
1
rw
rw
2
1
rw
rw
0
rw
0
rw
0
rw
211/1450
227
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?