Sub-GHz radio (SUBGHZ)
5.10.2
Sub-GHz radio ramp-up LSB register (SUBGHZ_RAM_RAMPUPL)
Address offset: 0x0F1
Reset value: 0x00
7
6
rw
rw
Bits 7:0 RAMPUP[7:0]: Ramp-up LSB bits
5.10.3
Sub-GHz radio ramp-down MSB register
(SUBGHZ_RAM_RAMPDNH)
Address offset: 0x0F2
Reset value: 0x00
7
6
rw
rw
Bits 7:0 RAMPDN[15:8]: Ramp-down MSB bits
5.10.4
Sub-GHz radio ramp-down LSB register
(SUBGHZ_RAM_RAMPDNL)
Address offset: 0x0F3
Reset value: 0x00
7
6
rw
rw
Bits 7:0 RAMPDN[7:0]: Ramp-down LSB bits
5.10.5
Sub-GHz radio frame limit MSB register
(SUBGHZ_RAM_FRAMELIMH)
Address offset: 0x0F4
Reset value: 0x00
7
6
rw
rw
Bits 7:0 FRAMELIMH[15:8]: frame limit MSB bits
208/1450
5
4
RAMPUP[7:0]
rw
rw
5
4
RAMPDN[15:8]
rw
rw
5
4
RAMPDN[7:0]
rw
rw
5
4
FRAMELIMH[15:8]
rw
rw
RM0453 Rev 5
3
2
rw
rw
3
2
rw
rw
3
2
rw
rw
3
2
rw
rw
RM0453
1
0
rw
rw
1
0
rw
rw
1
0
rw
rw
1
0
rw
rw
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?