STMicroelectronics STM32WL5 Series Reference Manual page 491

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

RM0453
DMA request multiplexer (DMAMUX)
Table 87. DMAMUX interrupts (continued)
Interrupt signal
Interrupt event
Event flag
Clear bit
Enable bit
Synchronization event overrun
on a secure channel x of the
SOFx
CSOFx
SOIE
DMAMUX request line multiplexer
dmamux_sec_ovr_it
Trigger event overrun
on a secure channel x of the
OFx
COFx
OIE
DMAMUX request generator
RM0453 Rev 5
491/1450
498

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32wl55 seriesStm32wl54 series

Table of Contents