Figure D-24. Ieee 1149.1 Device Identification Register; Figure D-25. Pmcon Register Bit Description - Intel i960 Jx Developer's Manual

Microprocessor
Table of Contents

Advertisement

Product
Type
Version
28
24

Figure D-24. IEEE 1149.1 Device Identification Register

Section 12.4, "DEVICE IDENTIFICATION ON RESET" (pg. 12-22)
28
24
31
Reserved,
write to zero

Figure D-25. PMCON Register Bit Description

Section 13.1.1, "Physical Memory Attributes" (pg. 13-1)
REGISTER AND DATA STRUCTURES
Part Number
Gen
Model
20
16
20
16
B
B
W
W
1
0
Manufacturer ID
0
0
0
0
0
0
0
1
0
0
12
8
4
12
8
4
Bus Width
00 = 8-bit
01 = 16-bit
10 = 32-bit bus
11 = reserved (do not use)
D
1
1
0
0
D-23

Advertisement

Table of Contents
loading

Table of Contents