Intel i960 Jx Developer's Manual page 399

Microprocessor
Table of Contents

Advertisement

/*----------------------------------------------------------*/
/*
ctltbl.c
/*----------------------------------------------------------*/
#include "init.h"
typedef struct
{
unsigned control_reg[28];
}CONTROL_TABLE;
const CONTROL_TABLE boot_control_table = {
/* Reserved */
0, 0, 0, 0,
/* Interrupt Map Registers */
0, 0, 0,/* Interrupt Map Regs (set by code as needed) */
0x43bc,
/* ICON
*
*
* system_init 0 - falling edge activated,
* system_init 1 - falling edge activated,
* system_init 2 - falling edge activated,
* system_init 3 - falling edge activated,
* system_init 4 - level-low activated,
* system_init 5 - falling edge activated,
* system_init 6 - falling edge activated,
* system_init 7 - falling edge activated,
*
*
*
*/
/* Physical Memory Configuration Registers */
DEFAULT, 0,
DEFAULT, 0,
DEFAULT, 0,
I_O, 0,
DEFAULT, 0,
DEFAULT, 0,
DRAM, 0,
ROM, 0,
/* Bus Control Register */
0,
0,
1
*/
};
INITIALIZATION AND SYSTEM REQUIREMENTS
Example 12-6. Control Table (ctltbl.c)
- dedicated mode,
- enabled
- mask unchanged,
- not cached,
- fast,
/* Region 0_1 */
/* Region 2_3 */
/* Region 4_5 */
/* Region 6_7 */
/* Region 8_9 */
/* Region 10_11 */
/* Region 12_13 */
/* Region 14_15 */
/* Reserved */
/* Reserved
/* BCON Register
*/
*/
(Region config. valid)
12
12-29

Advertisement

Table of Contents
loading

Table of Contents