Software Interrupts; Timer Interrupts; Posting Interrupts; Posting Software Interrupts Via Sysctl - Intel i960 Jx Developer's Manual

Microprocessor
Table of Contents

Advertisement

11.6.3

Timer Interrupts

Each of the two timer units has an associated interrupt to allow the application to accept or post the
interrupt request. Timer unit interrupt requests are always handled as dedicated-mode interrupt
requests.
11.6.4

Software Interrupts

The application program may use the
requests is serviced immediately or posted in the interrupt table's pending interrupts section,
sysctl
depending upon the current processor priority and the request's priority. The interrupt controller
caches the priority of the highest priority interrupt posted in the interrupt table. The processor can
request vector 248 (NMI) as a software interrupt; however, the interrupt vector will be read from
the interrupt table, not from the internal vector cache.
11.6.5

Posting Interrupts

Interrupts are posted to the processor by a number of different mechanisms; these are described in
the following sections.
Software interrupts: interrupts posted through the interrupt table, by software running on
the i960 Jx processor.
External Interrupts: interrupts posted through the interrupt table, by an external agent to
the i960 Jx processor.
Hardware interrupts: interrupts posted directly to the i960 Jx processor through an imple-
mentation-dependent mechanism that may avoid using the interrupt table.
11.6.5.1

Posting Software Interrupts via sysctl

In the i960 Jx processor,
Example
11-1). The request interrupt message type (00H) is selected and the interrupt vector
number is specified in the least significant byte of the instruction operand. See
"sysctl" (pg. 6-114)
for a complete discussion of
instruction to request interrupt service. The vector that
sysctl
is typically used to request an interrupt in a program (see
sysctl
.
sysctl
INTERRUPTS
11
section 6.2.67,
11-9

Advertisement

Table of Contents
loading

Table of Contents