Intel i960 Jx Developer's Manual page 401

Microprocessor
Table of Contents

Advertisement

Example 12-7. Initialization Boot Record File (rom_ibr.c)
BYTE_N(3,BOOT_CONFIG),
0,0,0,
start_ip,
&rom_prcb,
-2,
0,
0,
0,
0,
CS_6
};
Example 12-8. Linker Directive File (init.ld)
/*----------------------------------------------------------*/
/*
init.ld
/*----------------------------------------------------------*/
MEMORY
{
/*
Enough space must be reserved in ROM after the text
section to hold the initial values of the data section.
*/
rom:
o=0xfefe0000,l=0x1fc00
rom_dat: o=0xfefffc00,l=0x0300
ibr:
o=0xfeffff30,l=0x0030
data:
o=0xa0000000,l=0x0300
bss:
o=0xa0000300,1=0x7d00
}
INITIALIZATION AND SYSTEM REQUIREMENTS
/* PMCON14_15 byte 4 */
/* reserved set to 0 */
(Sheet 1 of 2)
/* placeholder for .data image */
(Sheet 2 of 2)
*/
12-31
12

Advertisement

Table of Contents
loading

Table of Contents