Table 11-5. Worst-Case Interrupt Latency Controlled By Divo To Destination R3; Table 11-6. Worst-Case Interrupt Latency Controlled By Calls - Intel i960 Jx Developer's Manual

Microprocessor
Table of Contents

Advertisement

Table 11-5. Worst-Case Interrupt Latency Controlled by divo to Destination r3

Detection
Interrupt Type
Option
NMI
Debounced
Dedicated Mode
XINT[7:0], TINT[1:0]
Debounced
Expanded Mode
Debounced
XINT[7:0], TINT[1:0]
NOTES:
a = MAX (0,N - 7)
b = MAX (0,N - 3.5)
c = MAX (0,N-2.3)
where "N" is the number of bus cycles needed to perform a word load.

Table 11-6. Worst-Case Interrupt Latency Controlled by calls

Detection
Interrupt Type
Option
NMI
Debounced
Dedicated Mode
XINT[7:0], TINT[1:0]
Debounced
Expanded Mode
Debounced
XINT[7:0], TINT[1:0]
NOTES:
a = MAX (0,N - 4)
b = MAX (0,N - 7)
c= MAX (0,N - 2.5)
d= MAX (0,N - 3.5)
e = MAX (0, N-2.7)
f = MAX (0, N-1.3)
where "N" is the number of bus cycles needed to perform a word load.
Vector
80960JA/JF
Caching
Enabled
(Bus Clocks)
Fast
Yes
Yes
Yes
Fast
No
Yes
No
Yes
No
Vector
80960JA/JF
Caching
Enabled
(Bus Clocks)
Fast
Yes
Yes
Yes
Fast
No
Yes
No
Yes
No
INTERRUPTS
Worst
Worst
80960JD
Latency
Latency
(Bus Clocks)
59
30.5
64
34.5
65
33.5
72+a
37.5+b
69
37
76+a
42+b
70
37.5
76+a
42+b
Worst
Worst
80960JD
Latency
Latency
(Bus Clocks)
53+a
27+c
56+a
32+c
58+a
29.5+c
66+a+b
33.5+c+d
62+a
33+c
69+a+b
38+b+c
63+a
32.5+c
70+a+b
38+c+d
Worst
80960JT (3x)
Latency
(Bus Clocks)
21
24
23.3
24+c
28
29+c
27.7
29.7+c
Worst
80960JT (3x)
Latency
11
(Bus Clocks)
22.6+f
26.7+f
25.3+f
27.3+e+f
29.3+f
30.6+e+f
29.7+f
31+e+f
11-39

Advertisement

Table of Contents
loading

Table of Contents