Intel i960 Jx Developer's Manual page 574

Microprocessor
Table of Contents

Advertisement

INDEX
3-3
location
7-20
r0
Previous Frame Pointer Register (PFP) (r0)
,
11-3
11-18
priority-31 interrupts
procedure calls
7-1
branch-and-link
7-1
call and return mechanism
7-1
leaf procedures
7-3
procedure stack
7-3
growth
Process Control Block (PRCB)
,
12-1
12-16
3-15
alignment
12-16
configuration
register cache configuration word
Process Controls (PC) Register
Process Controls (PC) register
3-21
execution mode flag
3-22
initialization
3-22
modification
3-22
modpc
3-21
priority field
3-21
processor state flag
3-22
trace enable bit
3-22
trace fault pending flag
12-1
processor initialization
processor management instructions
,
3-1
3-17
processor state registers
Arithmetic Controls (AC) register
Instruction Pointer (IP) register
Process Controls (PC) register
Trace Controls (TC) register
programming
13-13
logical memory attributes
R
r0 Previous Frame Pointer (PFP)
3-11
RAM
internal data
4-1
described
3-16
RAM, internal data
region boundaries
13-7
bus transactions across
register
Index-12
access
addressing
7-20
addressing and alignment
Breakpoint Control (BPCON)
cache
control
DEVICEID
global
,
,
,
indirect addressing mode
3-1
3-11
4-4
12-19
3-21
Interrupt Control (ICON)
3-21
Interrupt Mapping (IMAP0-IMAP2)
Interrupt Mask (IMSK)
Interrupt Pending (IPND)
local
processor-state
scoreboarding
TCRx
5-19
Registers
Arithmetic Controls (AC) Register
3-18
Breakpoint Control Register (BPCON)
3-17
Data Address Breakpoint (DAB) Register Format
3-21
9-10
3-23
Instruction Breakpoint (IPB) Register Format
9-10
Instruction Pointer (IP) Register
Interrupt Control (ICON) Register
Interrupt Mapping (IMAP0-IMAP2) Registers
7-20
11-24
Interrupt Mask (IMSK) register
Interrupt Pending (IPND) Register
Previous Frame Pointer Register (PFP) (r0)
Process Controls (PC) Register
Timer Count Register (TCR0, TCR1)
Timer Mode Register (TMR0, TMR1)
Timer Reload Register (TRR0, TRR1)
11-27
3-4
3-5
9-7
,
3-17
4-2
3-7
3-6
memory-mapped
3-3
memory location
3-2
register-indirect-with-displacement
2-7
register-indirect-with-index
register-indirect-with-index-and-displacemen
2-8
t
2-7
register-indirect-with-offset
11-21
11-25
11-25
3-3
allocation
3-3
management
3-17
3-4
example
10-6
3-17
11-26
3-21
2-7
11-23
3-18
9-8
11-22
11-25
7-20
10-6
10-3
10-7

Advertisement

Table of Contents
loading

Table of Contents