Table 10-1. Timer Performance Ranges; Table 10-2. Timer Registers - Intel i960 Jx Developer's Manual

Microprocessor
Table of Contents

Advertisement

TIMERS
Bus Frequency (MHz)
40
33
25
20
16
10.1
TIMER REGISTERS
As shown in
Table
10-2, each timer has three memory-mapped registers:
Timer Mode Register - programs the specific mode of operation or indicates the current
programmed status of the timer. This register is described in
Registers (TMR0, TMR1)" (pg.
Timer Count Register - contains the timer's current count. See
Register (TCR0, TCR1)" (pg.
Timer Reload Register - contains the timer's reload count. See
Register (TRR0, TRR1)" (pg.
Timer Unit
Timer 0
Timer 1
For register memory locations, see
10-2

Table 10-1. Timer Performance Ranges

Max Resolution (ns)
25
30.3
40
50
62.5
10-3).
10-6).
10-7).

Table 10-2. Timer Registers

Register Acronym
TMR0
TCR0
TRR0
TMR1
TCR1
TRR1
Table 3-5, (pg.
3-11).
Max Range (mins)
14.3
17.4
22.9
28.6
35.8
section 10.1.1, "Timer Mode
section 10.1.2, "Timer Count
section 10.1.3, "Timer Reload
Register Name
Timer Mode Register 0
Timer Count Register 0
Timer Reload Register 0
Timer Mode Register 1
Timer Count Register 1
Timer Reload Register 1

Advertisement

Table of Contents
loading

Table of Contents