Intel i960 Jx Developer's Manual page 184

Microprocessor
Table of Contents

Advertisement

INSTRUCTION SET REFERENCE
dst_+_2 = read_memory(effective_adddress_+_8)[31:0];
if((effective_address[3:0] != 0000
}
ldq:
if((reg_number(dst) % 4) != 0)
generate_fault(OPERATION.INVALID_OPERAND);
# dst not modified.
else
{
dst = read_memory(effective_adddress)[31:0];
dst_+_1 = read_memory(effective_adddress_+_4)[31:0];
dst_+_2 = read_memory(effective_adddress_+_8)[31:0];
dst_+_3 = read_memory(effective_adddress_+_12)[31:0];
if((effective_address[3:0] != 0000
}
Faults:
STANDARD
OPERATION.UNALIGNED
OPERATION.INVALID_OPERAND
Example:
ldl 2450 (r3), r10 # r10, r11
Opcode:
ld
ldob
ldos
ldib
ldis
ldl
ldt
ldq
See Also:
MOVE, STORE
6-72
generate_fault(OPERATION.UNALIGNED);
# Order depends on endianism.
# See
section 2.2.2, "Byte Ordering" (pg. 2-4)
generate_fault(OPERATION.UNALIGNED);
Refer to
# memory
90H
MEM
80H
MEM
88H
MEM
C0H
MEM
C8H
MEM
98H
MEM
A0H
MEM
B0H
MEM
) && unaligned_fault_enabled)
2
) && unaligned_fault_enabled)
2
section 6.1.6, "Faults" (pg.
r3 + 2450 in
6-5).

Advertisement

Table of Contents
loading

Table of Contents