Halt - Intel i960 Jx Developer's Manual

Microprocessor
Table of Contents

Advertisement

INSTRUCTION SET REFERENCE
6.2.32

halt

Mnemonic:
halt
Format:
halt
Description:
Causes the processor to enter HALT mode, which is described in. Entry into
Halt mode allows the interrupt enable state to be conditionally changed based
on the value of src1.
Table 6.14. Condition Changes
src1
0
1
2
The processor exits Halt mode on a hardware reset or upon receipt of an
interrupt that should be delivered based on the current process priority. After
executing the interrupt that forced the processor out of Halt mode, execution
resumes at the instruction immediately after the
processor must be in supervisor mode to use this instruction.
Action:
implicit_syncf;
if (PC.em != supervisor)
generate_fault(TYPE.MISMATCH);
switch(src1) {
case 0:
case 1:
case 2:
default:
}
ensure_bus_is_quiescient;
enter_HALT_mode;
6-56
Halt CPU
src1
reg/lit
Operation
Disable interrupts and halt
Enable interrupts and halt
Use current interrupt enable
state and halt
# Disable interrupts. set ICON.gie.
global_interrupt_enable = true;
# Enable interrupts. clear ICON.gie.
global_interrupt_enable = false;
# Use the current interrupt enable state.
break;
generate_fault(OPERATION.INVALID_OPERAND);
break;
instruction. The
halt
break;
break;

Advertisement

Table of Contents
loading

Table of Contents