Powerpc Architecture Terminology Conventions - Motorola PowerQUICC II MPC8280 Series Reference Manual

Table of Contents

Advertisement

Table i. Acronyms and Abbreviated Terms (continued)
Term
USART
Universal synchronous/asynchronous receiver/transmitter
USB
Universal serial bus
VA
Virtual address
VEA
Virtual environment architecture
XER
Register used primarily for indicating conditions such as carries and overflows for integer operations

PowerPC Architecture Terminology Conventions

Table ii lists certain terms used in this manual that differ from the architecture terminology
conventions.
The Architecture Specification
Data storage interrupt (DSI)
Extended mnemonics
Instruction storage interrupt (ISI)
Interrupt
Privileged mode (or privileged state)
Problem mode (or problem state)
Real address
Relocation
Storage (locations)
Storage (the act of)
Table iii describes instruction field notation conventions used in this manual.
The Architecture Specification
BA, BB, BT
BF, BFA
D
DS
FLM
xc
Freescale Semiconductor, Inc.
Table ii. Terminology Conventions
Table iii. Instruction Field Conventions
MPC8280 PowerQUICC II Family Reference Manual
For More Information On This Product,
Go to: www.freescale.com
Meaning
This Manual
DSI exception
Simplified mnemonics
ISI exception
Exception
Supervisor-level privilege
User-level privilege
Physical address
Translation
Memory
Access
Equivalent to:
crbA, crbB, crbD (respectively)
crfD, crfS (respectively)
d
ds
FM
MOTOROLA

Advertisement

Table of Contents
loading

This manual is also suitable for:

Powerquicc ii mpc8270Powerquicc ii mpc8275Powerquicc ii mpc8280

Table of Contents