Motorola PowerQUICC II MPC8280 Series Reference Manual page 455

Table of Contents

Advertisement

• GPCM mode
• UPM mode
Figure 11-7 shows the ORx as it is formatted for SDRAM mode.
0
Field
Reset
R/W
Addr
0x10104 (OR0); 0x1010C (OR1); 0x10114 (OR2); 0x1011C (OR3); 0x10124 (OR4); 0x1012C (OR5);
0x10134 (OR6); 0x1013C (OR7); 0x10144 (OR8); 0x1014C (OR9); 0x10154 (OR10); 0x1015C (OR11)
16
17
Field ...LSDAM
BPD
Reset
R/W
Addr
0x10106 (OR0); 0x1010E (OR1); 0x10116 (OR2); 0x1011E (OR3); 0x10126 (OR4); 0x1012E (OR5);
0x10136 (OR6); 0x1013E (OR7); 0x10146 (OR8); 0x1014E (OR9); 0x10156 (OR10); 0x1015E (OR11)
1
Reset values are for OR0 only. OR1–11 undefined at reset.
Figure 11-7. Option Registers (ORx)—SDRAM Mode
Table 11-5 describes ORx fields in SDRAM mode. For more details, see Section 11.4.12,
"SDRAM Configuration Examples."
Table 11-5. ORx Field Descriptions (SDRAM Mode)
Bits
Name
0–11
SDAM
SDRAM address mask. Provides masking for corresponding BRx bits. By masking address
bits independently, SDRAM devices of different size address ranges can be used. Clearing
bits masks the corresponding address bit. Setting bits causes the corresponding address
bit to be compared with the address pins. Address mask bits can be set or cleared in any
order, allowing a resource to reside in more than one area of the address map. SDAM can
be read or written at any time.
0000_0000_0000
1000_0000_0000
1100_0000_0000
1110_0000_0000
1111_0000_0000
1111_1000_0000
1111_1100_0000
1111_1110_0000
1111_1111_0000
1111_1111_1000
1111_1111_1100
1111_1111_1110
1111_1111_1111 1 Mbyte
Note: If xSDMR[PBI] = 0, the maximum size of the memory bank should not exceed 128
Mbytes.
12–16
LSDAM
Lower SDRAM address mask. Clearing LSDAM implements a minimum size of 1 Mbyte.
MOTOROLA
Freescale Semiconductor, Inc.
SDAM
0000_0000_0000_0000
18
19
22
ROWST
0000_00000_0000_0000
4Gbytes
2 Gbytes
1 Gbyte
512 Mbytes
256 Mbytes
128 Mbytes
64 Mbytes
32 Mbytes
16 Mbytes
8 Mbytes
4 Mbytes
2 Mbytes
Chapter 11. Memory Controller
For More Information On This Product,
Go to: www.freescale.com
11
1
R/W
23
25
26
27
NUMR
PMSEL IBID
1
R/W
Description
Register Descriptions
12
15
LSDAM...
28
31
11-17

Advertisement

Table of Contents
loading

This manual is also suitable for:

Powerquicc ii mpc8270Powerquicc ii mpc8275Powerquicc ii mpc8280

Table of Contents