Power Reset; Figure 12. Simplified Diagram Of The Reset Circuit - ST STM32F40 Series Reference Manual

RM0090
Low-power management reset
There are two ways of generating a low-power management reset:
1. Reset generated when entering the Standby mode:
This type of reset is enabled by resetting the nRST_STDBY bit in the user option bytes.
In this case, whenever a Standby mode entry sequence is successfully executed, the
device is reset instead of entering the Standby mode.
2. Reset when entering the Stop mode:
This type of reset is enabled by resetting the nRST_STOP bit in the user option bytes.
In this case, whenever a Stop mode entry sequence is successfully executed, the
device is reset instead of entering the Stop mode.
For further information on the user option bytes, refer to the STM32F40x and STM32F41x
Flash programming manual available from your ST sales office.
6.1.2

Power reset

A power reset is generated when one of the following events occurs:
1. Power-on/power-down reset (POR/PDR reset) or brownout (BOR) reset
2. When exiting the Standby mode
A power reset sets all registers to their reset values except the Backup domain (see
Figure 4)
These sources act on the NRST pin and it is always kept low during the delay phase. The
RESET service routine vector is fixed at address
The system reset signal provided to the device is output on the NRST pin. The pulse
generator guarantees a minimum reset pulse duration of 20 µs for each internal reset
source. In case of an external reset, the reset pulse is generated while the NRST pin is
asserted low.

Figure 12. Simplified diagram of the reset circuit

External
reset
The Backup domain has two specific resets that affect only the Backup domain (see
Figure 4).
V /V
DD
R
NRST
Doc ID 018909 Rev 4
Reset and clock control for (RCC)
0x0000_0004
DDA
PU
Filter
Pulse
generator
(min 20 μs)
in the memory map.
System reset
WWDG reset
IWDG reset
Power reset
Software reset
Low-power management reset
ai16095c
112/1422